早教吧作业答案频道 -->其他-->
i5-520Ei5-520m的区别
题目详情
i5-520E i5-520m的区别
▼优质解答
答案和解析
详细信息都在下面了,自己慢慢看其中区别!
Model number ? I5-520M
CPU part number CN80617004119AE (SLBNA)
Frequency (MHz) ? 2400
Turbo frequency (MHz) 2933 (1 core)
2667 (2 cores)
Low power frequency (MHz) 1200
Clock multiplier ? 18
Package 1288-ball micro-FCBGA10
Size 1.34" x 1.1" / 3.4cm x 2.8cm
Introduction date January 7, 2010
Price at introduction $225
Architecture / Microarchitecture
Microarchitecture Nehalem (Westmere)
Platform Calpella
Processor core ? Arrandale
Core stepping ? C2 (SLBNA)
Manufacturing process 0.032 micron
382 million transistors (CPU die)
177 million transistors (IMC / graphics die)
Die size 81 (CPU die)
114 (IMC / graphics die) mm2
Data width 64 bit
Number of cores 2
Floating Point Unit Integrated
Level 1 cache size ? 2 x 32 KB instruction caches
2 x 32 KB data caches
Level 2 cache size ? 2 x 256 KB
Level 3 cache size 3 MB
Multiprocessing Not supported
Features MMX instruction set
SSE
SSE2
SSE3
Supplemental SSE3
SSE4.1 ?
SSE4.2 ?
AES instructions
EM64T technology ?
Hyper-Threading technology ?
Turbo Boost technology ?
Execute Disable bit ?
Virtualization technology (VT-x and VT-d)
Trusted Execution Technology
Low power features Thread C1, C3 and C6 states
Core C1/C1E, C3 and C6 states
Package C1/C1E, C3 and C6 states
Enhanced SpeedStep technology ?
On-chip peripherals Integrated dual-channel DDR3 SDRAM Memory controller
Direct Media Interface
Integrated HD graphics controller
Electrical/Thermal parameters
V core (V) ? 0.8 - 1.4 (High Frequency mode)
0.775 - 1 (Low Frequency mode)
Minimum/Maximum operating temperature (°C) ? 0 - 105
Maximum power dissipation (W) ? 3.8 (TDP in C6 state) / 67.2 (peak, CPU core only)
44.8 (sustained, CPU core only)
Thermal Design Power (W) ? 35 (Package)
25 (CPU core)
12.5 (Graphics core)
Model number ? I5-520E
CPU part number CN80617004461AB (SLBP6)
Frequency (MHz) ? 2400
Clock multiplier ? 18
Package 1288-ball micro-FCBGA10
Size 1.34" x 1.1" / 3.4cm x 2.8cm
Introduction date January 7, 2010
Price at introduction $225
Architecture / Microarchitecture
Microarchitecture Nehalem (Westmere)
Platform Calpella
Processor core ? Arrandale
Core stepping ? C2 (SLBP6)
Manufacturing process 0.032 micron
382 million transistors (CPU die)
177 million transistors (IMC / graphics die)
Die size 81 (CPU die)
114 (IMC / graphics die) mm2
Data width 64 bit
Number of cores 2
Floating Point Unit Integrated
Level 1 cache size ? 2 x 32 KB instruction caches
2 x 32 KB data caches
Level 2 cache size ? 2 x 256 KB
Level 3 cache size 3 MB
Multiprocessing Not supported
Features MMX instruction set
SSE
SSE2
SSE3
Supplemental SSE3
SSE4.1 ?
SSE4.2 ?
AES instructions
EM64T technology ?
Hyper-Threading technology ?
Turbo Boost technology ?
Execute Disable bit ?
Virtualization technology (VT-x and VT-d)
Trusted Execution Technology
Low power features Thread C1, C3 and C6 states
Core C1/C1E, C3 and C6 states
Package C1/C1E, C3 and C6 states
Enhanced SpeedStep technology ?
On-chip peripherals Integrated dual-channel DDR3 SDRAM Memory controller
Direct Media Interface
Integrated HD graphics controller
Electrical/Thermal parameters
V core (V) ? 0.8 - 1.4 (High Frequency mode)
0.775 - 1 (Low Frequency mode)
Minimum/Maximum operating temperature (°C) ? 0 - 105
Maximum power dissipation (W) ? 3.8 (TDP in C6 state) / 67.2 (peak, CPU core only)
44.8 (sustained, CPU core only)
Thermal Design Power (W) ? 35 (Package)
25 (CPU core)
12.5 (Graphics core)
Model number ? I5-520M
CPU part number CN80617004119AE (SLBNA)
Frequency (MHz) ? 2400
Turbo frequency (MHz) 2933 (1 core)
2667 (2 cores)
Low power frequency (MHz) 1200
Clock multiplier ? 18
Package 1288-ball micro-FCBGA10
Size 1.34" x 1.1" / 3.4cm x 2.8cm
Introduction date January 7, 2010
Price at introduction $225
Architecture / Microarchitecture
Microarchitecture Nehalem (Westmere)
Platform Calpella
Processor core ? Arrandale
Core stepping ? C2 (SLBNA)
Manufacturing process 0.032 micron
382 million transistors (CPU die)
177 million transistors (IMC / graphics die)
Die size 81 (CPU die)
114 (IMC / graphics die) mm2
Data width 64 bit
Number of cores 2
Floating Point Unit Integrated
Level 1 cache size ? 2 x 32 KB instruction caches
2 x 32 KB data caches
Level 2 cache size ? 2 x 256 KB
Level 3 cache size 3 MB
Multiprocessing Not supported
Features MMX instruction set
SSE
SSE2
SSE3
Supplemental SSE3
SSE4.1 ?
SSE4.2 ?
AES instructions
EM64T technology ?
Hyper-Threading technology ?
Turbo Boost technology ?
Execute Disable bit ?
Virtualization technology (VT-x and VT-d)
Trusted Execution Technology
Low power features Thread C1, C3 and C6 states
Core C1/C1E, C3 and C6 states
Package C1/C1E, C3 and C6 states
Enhanced SpeedStep technology ?
On-chip peripherals Integrated dual-channel DDR3 SDRAM Memory controller
Direct Media Interface
Integrated HD graphics controller
Electrical/Thermal parameters
V core (V) ? 0.8 - 1.4 (High Frequency mode)
0.775 - 1 (Low Frequency mode)
Minimum/Maximum operating temperature (°C) ? 0 - 105
Maximum power dissipation (W) ? 3.8 (TDP in C6 state) / 67.2 (peak, CPU core only)
44.8 (sustained, CPU core only)
Thermal Design Power (W) ? 35 (Package)
25 (CPU core)
12.5 (Graphics core)
Model number ? I5-520E
CPU part number CN80617004461AB (SLBP6)
Frequency (MHz) ? 2400
Clock multiplier ? 18
Package 1288-ball micro-FCBGA10
Size 1.34" x 1.1" / 3.4cm x 2.8cm
Introduction date January 7, 2010
Price at introduction $225
Architecture / Microarchitecture
Microarchitecture Nehalem (Westmere)
Platform Calpella
Processor core ? Arrandale
Core stepping ? C2 (SLBP6)
Manufacturing process 0.032 micron
382 million transistors (CPU die)
177 million transistors (IMC / graphics die)
Die size 81 (CPU die)
114 (IMC / graphics die) mm2
Data width 64 bit
Number of cores 2
Floating Point Unit Integrated
Level 1 cache size ? 2 x 32 KB instruction caches
2 x 32 KB data caches
Level 2 cache size ? 2 x 256 KB
Level 3 cache size 3 MB
Multiprocessing Not supported
Features MMX instruction set
SSE
SSE2
SSE3
Supplemental SSE3
SSE4.1 ?
SSE4.2 ?
AES instructions
EM64T technology ?
Hyper-Threading technology ?
Turbo Boost technology ?
Execute Disable bit ?
Virtualization technology (VT-x and VT-d)
Trusted Execution Technology
Low power features Thread C1, C3 and C6 states
Core C1/C1E, C3 and C6 states
Package C1/C1E, C3 and C6 states
Enhanced SpeedStep technology ?
On-chip peripherals Integrated dual-channel DDR3 SDRAM Memory controller
Direct Media Interface
Integrated HD graphics controller
Electrical/Thermal parameters
V core (V) ? 0.8 - 1.4 (High Frequency mode)
0.775 - 1 (Low Frequency mode)
Minimum/Maximum operating temperature (°C) ? 0 - 105
Maximum power dissipation (W) ? 3.8 (TDP in C6 state) / 67.2 (peak, CPU core only)
44.8 (sustained, CPU core only)
Thermal Design Power (W) ? 35 (Package)
25 (CPU core)
12.5 (Graphics core)
看了i5-520Ei5-520m的...的网友还看了以下：
已知a,b,c分别是三角形的三条边,设M=a^2-2ab+b^2,(1)M的值大于零,等于零,还是小 2020-03-30 …
已知函数f(x)=x平方-2(1-m)x+2的单调减区间是(-无穷,4],求实数x的值已知函数f( 2020-06-27 …
填空题1.平方等于3又25分之6的数是2.若a的m-2次方b的n+7次方与-3a的4次方b的4次方 2020-07-13 …
已知m>0,且m1/2+m(-1/2)=4,求[m3/2-m(-3/2)]/m1/2-m(-1/2 2020-07-13 …
已知m+n-2的绝对值+（mn+3）²=0,求2（m+n）-2mn+（m+n）-32（m+n）-3 2020-07-18 …
1.下列各式中,形如a^2±2ab+b^2形式的多项式有（）①a^2-a+1/4②x^2+xy+y 2020-07-31 …
填空1.多项式ax^2-4a与多项式x^2-4x+4的公因式是2.多项式-6m^3n^2+12m^ 2020-08-01 …
已知m+n=1,mn=-1/2,利用因式分解（提公因式法）,求m(m+n)(m-n)-m(m+n) 2020-08-03 …
一.已知:有理数满足(m+n/4)^2+│n^2-4│=0,则m^2n^2的值为二.(2+1)(2 2020-08-03 …
1.已知y=mx^2+(m^2-m)x+2的同乡关于y轴对称,则m的值?2.设二次函数的图像的顶点（ 2020-12-01 …
相关搜索：i5-520Ei5-520m的区别