早教吧作业答案频道 -->英语-->
计算机体系结构若干题目(1)1.Asuperscalarprocessorhas()(a)multiplefunctionalunits(b)ahighclockspeed(c)alargeamountofRAM(d)manyI/Oports2.On-chipcachehas()(a)loweraccesstimethanRAM(b)largercapacitythano
题目详情
计算机体系结构 若干题目(1)
1.A superscalar processor has ( )
(a)multiple functional units (b) a high clock speed
(c)a large amount of RAM (d) many I/O ports
2.On-chip cache has ( )
(a) lower access time than RAM (b) larger capacity than off chip cache
(c) its own data bus (d) become obsolete
3.( ) data hazards are not possible in the DLX in-order instruction issue and in-order execution multicycle pipeline?
(a) WAR\x05 (b) WAW (c) RAW (d) RAR
4.Pipelining improves CPU performance due to ( )
(a) reduced memory access time (b) increased clock speed
(c) the introduction of parallellism (d) additional functional units
5.Cache memory enhances ( )
(a) memory capacity (b) memory access time
(c) secondary storage capacity (d) secondary storage access time
6.RISC machines typically ( )
(a) have high capacity on-chip cache memories (b) have fewer registers than CISC machines (c) are less reliable than CISC machines (d) execute 1 instruction per clock cycle.
7.Which of the following is NOT a computer performance metric:( )
(a) MIPS (b) FLOPS (c) SPECbenchmark (d) RISC
8.Given a 5 stage pipeline with stages taking 1,2,3,1,1 units of time,the clock period of the pipeline is:( )
(a) 8 (b) 1/8 (c) 1/3 (d) 3
9.The average memory access time for a machine with a cache hit rate of 90% where the cache access time is 10ns and the memory access time is 100ns is ( )
(a) 55ns (b) 45ns (c) 90ns (d) 19ns
10.Delayed branching is used ( )
(a) to introduce delays in program execution (b) in pipelining
(c) in cache memory (d) decoding instructions
Part2—Fundamentals of Computer Design [10 points]
1.[10 points] In many practical applications that demand a real-time response,the computational workload W is often fixed.As the number of processors increases in a parallel computer,the fixed workload is distributed to more processors for parallel execution.Assume 20 percent of W must be executed sequentially,and 80 percent can be executed by 4 nodes simultaneously.What is a fixed-load speedup?
Part 3—Instruction Set Architecture [20 points]
2.[8 points] Suppose the variable x of type int and at address 0x100 has a hexadecimal value 0x01234567.The ordering of the bytes within the address range 0x100 through 0x103 depends on the type of machine.What will be arranged in memory 0x100~0x103 according to Little Endian and Big Endian?
3.[12 points] A model machine has 7 instructions,which frequencies are 43%,21%,12%,8%,6%,6%,and 4% respectively.
3.1Encoding operator with the minimum average code length.
3.2According to 5.1,give the value of the minimum average code length.
最好能加一些中文注释
6.[8 points] For two-level branch prediction strategy with (2,2) predictor,how many bits does the branch prediction buffer need for 2K branch instructions?
Part 5—Memory Hierarchy [25points]
7.[7 points] Cache design:Give short answers to the following questions.
7.1Cache miss rates decrease with larger cache block sizes due to what kind of locality?
7.2How many sets in fully associative cache with 64 cache blocks?
7.3How many sets in a direct-mapped cache with 128 cache blocks?
7.4How to keep the main memory and the cache consistent?
8.[18 points] Assume a four blocks direct-mapped cache,two words per block,LRU replacement.The cache is initially empty.For the word address reference stream (reads):
0,1,12,2,3,4,12,5
8.1How many of these eight references are hits?
8.2.If the cache is fully associative instead,how many word address references would be hits?
1.A superscalar processor has ( )
(a)multiple functional units (b) a high clock speed
(c)a large amount of RAM (d) many I/O ports
2.On-chip cache has ( )
(a) lower access time than RAM (b) larger capacity than off chip cache
(c) its own data bus (d) become obsolete
3.( ) data hazards are not possible in the DLX in-order instruction issue and in-order execution multicycle pipeline?
(a) WAR\x05 (b) WAW (c) RAW (d) RAR
4.Pipelining improves CPU performance due to ( )
(a) reduced memory access time (b) increased clock speed
(c) the introduction of parallellism (d) additional functional units
5.Cache memory enhances ( )
(a) memory capacity (b) memory access time
(c) secondary storage capacity (d) secondary storage access time
6.RISC machines typically ( )
(a) have high capacity on-chip cache memories (b) have fewer registers than CISC machines (c) are less reliable than CISC machines (d) execute 1 instruction per clock cycle.
7.Which of the following is NOT a computer performance metric:( )
(a) MIPS (b) FLOPS (c) SPECbenchmark (d) RISC
8.Given a 5 stage pipeline with stages taking 1,2,3,1,1 units of time,the clock period of the pipeline is:( )
(a) 8 (b) 1/8 (c) 1/3 (d) 3
9.The average memory access time for a machine with a cache hit rate of 90% where the cache access time is 10ns and the memory access time is 100ns is ( )
(a) 55ns (b) 45ns (c) 90ns (d) 19ns
10.Delayed branching is used ( )
(a) to introduce delays in program execution (b) in pipelining
(c) in cache memory (d) decoding instructions
Part2—Fundamentals of Computer Design [10 points]
1.[10 points] In many practical applications that demand a real-time response,the computational workload W is often fixed.As the number of processors increases in a parallel computer,the fixed workload is distributed to more processors for parallel execution.Assume 20 percent of W must be executed sequentially,and 80 percent can be executed by 4 nodes simultaneously.What is a fixed-load speedup?
Part 3—Instruction Set Architecture [20 points]
2.[8 points] Suppose the variable x of type int and at address 0x100 has a hexadecimal value 0x01234567.The ordering of the bytes within the address range 0x100 through 0x103 depends on the type of machine.What will be arranged in memory 0x100~0x103 according to Little Endian and Big Endian?
3.[12 points] A model machine has 7 instructions,which frequencies are 43%,21%,12%,8%,6%,6%,and 4% respectively.
3.1Encoding operator with the minimum average code length.
3.2According to 5.1,give the value of the minimum average code length.
最好能加一些中文注释
6.[8 points] For two-level branch prediction strategy with (2,2) predictor,how many bits does the branch prediction buffer need for 2K branch instructions?
Part 5—Memory Hierarchy [25points]
7.[7 points] Cache design:Give short answers to the following questions.
7.1Cache miss rates decrease with larger cache block sizes due to what kind of locality?
7.2How many sets in fully associative cache with 64 cache blocks?
7.3How many sets in a direct-mapped cache with 128 cache blocks?
7.4How to keep the main memory and the cache consistent?
8.[18 points] Assume a four blocks direct-mapped cache,two words per block,LRU replacement.The cache is initially empty.For the word address reference stream (reads):
0,1,12,2,3,4,12,5
8.1How many of these eight references are hits?
8.2.If the cache is fully associative instead,how many word address references would be hits?
▼优质解答
答案和解析
没人答,看来太难了
看了 计算机体系结构若干题目(1)...的网友还看了以下:
可用于计算机机房湿度测试的仪表为:()。A、普通干湿球温度计B、通风干湿球温度计C、电阻湿度计D、 2020-05-26 …
下列关于打点计时器的认识中,正确的是()A.电磁打点计时器的工作电压是6V,所以可以用4节1.5V 2020-06-09 …
1.在A商店,我花了我的钱的2/3,在B商店,我花了余下钱的1/3,在离开B商店时,我还有4元钱, 2020-06-28 …
五行旺衰:五行个数(不计藏干):金:1木:1水:2火:2土:2五行旺衰:五行个数(不计藏干):金: 2020-07-01 …
G=4C+[C/4]+5y+[y/4]+[3*(M+1)/5]+d-3的计算方法速查干支纪日法从已 2020-07-22 …
有15块饼干.最开始的人吃了1块,把剩下的平分,分给了2个人.拿到饼干的2个人又像之前一样,吃了1块 2020-11-16 …
数学题要有详细过程1.有15块饼干.最开始的人吃了1块,把剩下的平分,分给了2个人.拿到饼干的2个人 2020-11-16 …
一果园摘桔子有七人参与,因为他们7人的速度不一,所以,A拿105分B拿100分C拿100分D拿95分 2020-11-17 …
英语翻译1.计划干某事2.回来3.(离开)出发去4.取回(某物)5.以…出名6.度假7.忘记要做某事 2020-11-25 …
有15块饼干.最开始的人吃了1块,把剩下的平分,分给了2个人.拿到饼干的2个人又像之前一样,吃了1块 2021-01-28 …